The design of a repairable CMOS circuit

This project develops an approach to repairable CMOS integrated circuit design. The project involves a test method for locating defective units in a gate array configuration, and allows restructuring functional circuits to leave out defective cells. CMOS circuit layout tools are applied to design a repairable NOR gate circuit in this project.